The following Listing of Claims will replace all prior versions, and listings, of claims in the application.

## **LISTING OF CLAIMS:**

1. (Currently Amended) A data conversion system in which one of a plurality of nodes on an IEEE1394 bus serves as a cycle master, transmits data from one of the plurality of nodes to another node of the plurality of nodes in synchronism with a cycle start packet output from the cycle master, and converts the data in the other node of the plurality of nodes, wherein

a first node of the plurality of nodes comprises

an external synchronizing signal receiver for receiving an external reference signal provided on at least one of the first and second nodes, and

a synchronization adjustment unit for <u>controlling synchronizing</u> the frequency of the cycle start packet output from the cycle master <u>linking</u> with the frequency of the reference signal received by the external synchronizing signal receiver, and

said first node or a second node of the plurality of nodes comprises a data conversion unit for converting the data and outputting the converted data in synchronism with the reference signal.

2. (Currently Amended) The data conversion system according to claim 1, wherein

the transmitted data and the converted data are image data, and

the transmitted <u>image</u> data is a video signal in DV format and the converted <u>image</u> data is an analog video signal or SDI video signal.

- 3. (Previously Presented) The data conversion system according to claim 1, wherein the first node serves as cycle master for data transfer.
- 4. (Currently Amended) The data conversion system according to claim 1, wherein the second node comprises the synchronization adjustment unit, and the cycle start packet frequency is controlled to be linked is synchronized with the frequency of the reference signal received by the external synchronizing signal receiver by means of the synchronization adjustment unit of the node that serves as the cycle master, and is outputted.

## 5 - 7. (Cancelled)

8. (Currently Amended) A device for transmitting a cycle start packet serving as a cycle master on an IEEE1394 bus, receiving data transmitted from a node connected on the IEEE1394 bus in synchronism with the cycle start packet, and converting the received data transmitted from a node connected on the IEEE1394 bus in synchronism with the cycle start packet, comprising:

an external synchronizing signal receiver for receiving a reference signal;

a data conversion unit for converting the <u>received</u> data and outputting the converted data in synchronism with the reference signal; and

a synchronization adjustment unit for controlling synchronizing the frequency of the

cycle start packet output from the cycle master <u>linking</u> with the frequency of the reference

signal.

9. (Currently Amended) The device according to claim 8, wherein

the received data is image data, and

the received image data to be converted is a video signal in DV format, and the data

outputted is an analog video signal or SDI signal.

10. (Cancelled)